



FCRP

DARPA

SRC





Exploiting the Advantages of 3D Integration: A Benefit and Limit Study

Students: Mitchelle Rasquinha, Kwanyeob Chae, Minki Cho,, Syed Minhaj Hassan, William Song,

PI's: Saibal Mukhopadhyay, Sudhakar Yalamanchili

Introduction

- 3D system integration is a key enabling technology
 - Abundance of on-chip bandwidth
- Understand and quantify the impact of 3D bandwidth on multicore performance and power scaling
 - How can bandwidth better modulate the trade-offs between parallelism, speed, and power?
- Identify specific system components that need to be redesigned.

Optimize for
$$\frac{Performance}{Power}$$
 for a fixed area.

Performance Scaling

$$Performance = N_{core} \cdot f_{core} \cdot \eta \cdot IPC \qquad \eta = f(N_{tpc}, \$C, T_{mem_ss})$$

$$\eta = \min\left(1, \frac{N_{TPC}}{1 + T_{mem_ss}} \cdot r \cdot IPC\right) \quad T_{mem_ss} = t_{cache} + m\left[L \times (N_{tsv}, N_{core}, \beta) + t_{mem}\right]$$



System Model



Performance Scaling



Bus Latency Modeling



- Core generates transactions (d: Poisson distribution, a: Uniform distribution)
- Bus allocation block assigns transactions to a bus corresponding to transaction address.
- Transactions to the same bus are allocated one by one at every clock cycle with roundrobin arbitration scheme.
- Not allocated transaction should wait until it is assigned → increase latency

contention $\propto f(N_{tsv}, N_{core}, r \cdot m, t_{mem})$



The contention factor determines the effectiveness of TSV utilization

System Power Utilization



With increasing number of cores a greater percentage of the power

• is utilized by the cores in a 3D system

•is utilized by the interconnect and DRAM subsystem in a 2D system



Die size determines the optimal number of cores and cache size



Conclusions

•To fully utilize the 3D interconnect, the system should be redesigned to have smaller caches and more cores

•Increased TSV bandwidth favors higher IPC cores

•Maximizing TSV utilization requires new highly concurrent memory hierarchies

• More study is necessary to

•Characterize the impact of traffic contention for the TSVs

•Assess thermal consequences

• A major challenge is the real time management of TSVs to deliver the available bandwidth to concurrent cache miss events

Questions?

Contact info: mitchelle.rasquinha@gatech.edu <u>http://www.ece.gatech.edu/research/labs/casl/</u> <u>http://www.ece.gatech.edu/research/labs/GREEN/</u>