


## **Peeling the Power Onion**

#### **Hsien-Hsin S. Lee**

Associate Professor Electrical & Computer Engineering Georgia Tech












## **Power Allocation for Server Farm Room**




• Data from Lawrence Berkeley National Lab [2002]






Techno

## **Per-System Power Breakdown**





## **Per-CPU Power Breakdown**




- Simulation results by UT researchers [ISLPED-03]
- Modern scenarios (requiring quantification) are
  - Multiple cores, More power aware
  - Aggressive gating, DVFS techniques
  - Larger and deeper caches






## **Efficiency of Power Delivery Infrastructure**



- Power conversion lost efficiency
- Supply design for fault tolerance with backup, decreasing the efficiency
- Room for improvement
  - Pay more for higher efficiency PSU (care TCO instead of the equipment price)
  - Consolidating power conversion at a higher level (reduce redundancy)



Source: datacenter journal & Rocky Mountain Institute



## **Bottom Line**

- Every **WATT** counts
- Cost of power infrastructure = \$10~\$20/W [Turner, uptimes'06]
- Energy cost = 10 ¢ / kW-h
- 10 years of energy bill ~ 10/W [Fan, ISC

6

**Georgia** 



# **Hierarchical Power Optimization**

- Device/Circuits level
- Microarchitectural level
- Chip/Component level
- System level
- Compiler/Algorithmic level





# **Hierarchical Power Optimization**

- Device/Circuits level
- Microarchitectural level
- Chip/Component level
- System level
- Compiler/Algorithmic level






# **Micro-Arch. Level Power Optimization**

- Utility-based Fine-grained clocking gating
- On-chip cache optimized design
  - (sub)-Banking : encapsulated computing
  - Vertical cache partition: Filter cache or Multi-level cache
  - Horizontal cache partition
    - Multi-lateral cache
    - Segmented design
    - Region-based caching
  - Lookup filtering
  - Snoop filtering






#### Way Guard Cache w/ Bloom Filter [Ghosh et al. ISLPED'09]






#### Way Guard Cache w/ Bloom Filter [Ghosh et al. ISLPED'09]






#### **Average Number of Cache Ways Looked Up**





# **Cache Snooping Power**

• Snoop Power can be expensive: ~20W seen between "Xeon" and "Core i7"



- Snoop Filtering techniques for [Ballapuram, Sharif, and Lee, ASPLOS'08]
  - Self-Modifying Code: Filtered out by a Bloom Filter
  - Stack Accesses
    - Filtered out by Stack bit
    - Annotated Stack bit at decode stage based on base-register ID
  - Non-Stack Accesses
    - Track (Modified/Exclusive) state vs. (Shared) state
    - Use Bloom filter to filter out unnecessary traffic





# **Hierarchical Power Optimization**


- Device/Circuits level
- Microarchitectural level
- Chip/Component level
- System level
- Compiler/Algorithmic level






## **Many-Core Fad**

- More to be crammed on a single die, Thanks to Moore's Law
- Energy efficient or Energy inefficient?





## Design Space [Woo & Lee, Computer'08]





CORE

I/O PAD


## **Chip Level Power Challenge for Many-Core**

- I/O power ITRS predicts slow growth in pin count
  - 2/3 for Power and ground, 1/3 for Signal I/O
  - Limited by physical metal properties and cost
    - DDR3 ~ 40mW per pin
    - 1024 data pins ~ 40W
    - 4096 data pins ~ 160W
- Techniques to avoiding I/O pad power
  - Memory Locality optimization
  - Very tight Integration
    - Intel: Cores+MCH+ICH → Cores+PCH
    - 3D integrated circuits






## 3D Memory-Stacked Processor [Woo et al. HPCA-16]




#### **POD: 3D-Integrated Broad-Purpose Co-Processor**

#### [Woo et al. IEEE MICRO '08]





## **3D-MAPS Many-Core Processor @GA Tech**





# **Hierarchical Power Optimization**

- Device/Circuits level
- Microarchitectural level
- Chip/Component level
- System level
- Compiler/Algorithmic level






Flash-based SSD(?)

## **Memory Subsystem Level Power Strategy**

Memory Type	DRAM	6T SRAM	NOR FLASH	PCM	MRAM	STT-RAM	FeRAM	Memristor
Volatility	Volatile	Volatile	NVM	NVM	NVM	NVM	NVM	NVM
Cell Size (F <sup>2</sup> )	6 - 12	50 -80	7 - 11	5 - 8	16-40	6-20	Large	scalable
Read	Destructive	Partial Destructive	Non-Destructive	Non-Destructive	Non-Destructive	Non-Destructive	Destructive	Non-Destructive
Erase Granularity	Direct	Direct	Block	Direct	Direct	Direct	Direct	Direct
Write/Erase/Read Time	50ns/50ns/50ns	8ns/8ns/8ns	1µs/1-100ms/60ns	10ns/50ns/20ns	30ns/30ns/30ns	20ns/20ns/20ns	80ns/80ns/80ns	??
Programming Energy	Medium	Medium	High	Medium	Medium	Low	Medium	Low?
Write/Read Endurance	~∞/~∞	~∞/~∞	<b>10⁵/~</b> ∞	10 <sup>8</sup> ~10 <sup>12</sup> /~∞	10 <sup>12</sup> /10 <sup>12</sup>	1015/1015(?)	1012/1012	107/?
Multi-Level Cell	No	No	Yes	Yes	stacking	stacking	No	stacking
Cost per bit	Low	High	Medium	Low	??	??	High	??
Supply Voltage	3V	<1V	6-8V	1.5-3V	3V	<1.5V	2-3V	<1.5V?



Example of Memory Hierarchy with Many Memories


- Many Memories, Many Hierarchies
- Co-optimize: Density, Power, Speed, and Reliability
- No "one-size-fits-all"



# System Level Power Provisioning (I)


#### [Woo & Lee, ACM OS Review, 2009]

- PROPHET: PROvisioning Processing in a Heterogeneous EnvironmenT
- Use history to guide best-power-efficiency execution for a given application
  - Netflix, youtube, Hulu.com, etc.





# System Level Power Provisioning (II)




- Current work: to provision jobs to different capped servers based on power-use prediction
- Lower the overall infrastructure cost




# System Level Power Provisioning (II)

- Schedule jobs
  - to a specific power-capped machine
  - to just meet performance requirement of SLA



# **Power Onion and Optimization Stack**



# **Thank You!**

## Georgia Tech ECE MARS Lab http://arch.ece.gatech.edu

